Skip to Main content Skip to Navigation
Journal articles

Analytic modeling of breakdown voltage shift in the CMOS buried multiple junction detector

Thais Luana Vidal de Negreiros da Silva Pascal Kleimann 1 Patrick Pittet 2 Guo-Neng Lu 2
1 INL - LOCI - INL - Lab-On-Chip et Instrumentation
INL - Institut des Nanotechnologies de Lyon
2 INL - CSH - INL - Conception de Systèmes Hétérogènes
INL - Institut des Nanotechnologies de Lyon
Document type :
Journal articles
Complete list of metadata
https://hal-univ-lyon1.archives-ouvertes.fr/hal-02463250
Contributor : Accord Elsevier Ccsd Connect in order to contact the contributor
Submitted on : Tuesday, December 21, 2021 - 10:59:05 AM
Last modification on : Tuesday, January 4, 2022 - 5:47:55 AM

File

Vignette du document
S0038110119302047.pdf
Files produced by the author(s)

Licence

Distributed under a Creative Commons Attribution - NonCommercial 4.0 International License
Elsevier-hosted Accepted Manuscript

Identifiers

Collections

UNIV-LYON1 | PRIMES_WP1 | PRIMES | UDL | CNRS | INSA-GROUPE | INSA-LYON | INL | EC-LYON

Citation

Thais Luana Vidal de Negreiros da Silva, Pascal Kleimann, Patrick Pittet, Guo-Neng Lu. Analytic modeling of breakdown voltage shift in the CMOS buried multiple junction detector. Solid-State Electronics, Elsevier, 2020, 164, pp.107682. ⟨10.1016/j.sse.2019.107682⟩. ⟨hal-02463250⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Les métriques sont temporairement indisponibles